28nm HPM 1PRF with peri -LVT
Overview
28nm HPM 1PRF with peri -LVT
Technical Specifications
Foundry, Node
UMC 28nm Logic/Mixed_Mode HPM
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- 28nm HPM SP-SRAM with peri LVT
- 28nm HPM SP-SRAM with peri LVT & 2 column repair
- 28nm HPM SP-SRAM with peri LVT row repair
- 28nm HPM SP-SRAM with peri LVT & row & 1 column repair
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- Input 800M-1600MHz, output 800M-1600MHz, all digital slave delay line of FXADDLL340HJ0G to generate 100% delay in period of FREF,UMC 28nm Logic and Mixed-Mode HPM Process