Why MIPS is Betting Big on RISC-V: Q&A with RISC-V International and MIPS
MIPS recently announced that the company is pivoting to RISC-V and introduced its first MIPS products based on RISC-V, targeting automotive, 5G and wireless networking, data center and storage, and high-performance embedded applications. This is huge news for the industry as MIPS is one of the pioneers of RISC architecture. RISC-V International CEO Calista Redmond chatted with MIPS CEO Desi Banatao to get some insight into MIPS’ RISC-V strategy, the company’s plans to contribute to the RISC-V ecosystem, and more. Check out the full conversation
The transcript is also available below:
To read the full article, click here
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related Blogs
- Why Now Is the Time to Address Quantum Computing's Impact on Cryptography
- Why we've levelled up on RISC-V
- 5 reasons why MIPS M-class CPUs are ideal for IoT
- MIPS: response on speculative execution and side channel vulnerabilities
Latest Blogs
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits