Why Analog Design Challenges Need Breakthrough Technologies
As demand for semiconductors continues to rise, analog IC design engineers are struggling to solve great challenges including migrating analog IP across technology nodes and achieving new power and performance metrics that, for so long, seemed impossible. Increasingly, AI technologies are helping the industry solve what used to be unsolvable tasks. Can the same be applied to the analog side of designs?
At this year’s SNUG Silicon Valley 2024 conference, technology leaders shared their perspectives during a panel discussion, “Unsolvable Analog Design Challenges Need Breakthrough Technologies.” As analog designs march toward angstroms, design rules become more complicated. New transistor devices, such as FinFETs, gate-all-around (GAA), and complementary FETs (CFETs), present fresh challenges, as do multi-die designs with their vertical architectures.
Amidst a serious talent shortage, analog design teams must figure out how to run design rule checks and simulation, how to address parasitic effects and electromigration/IR drop (EMIR), and much more. And while the digital side of the house tends to get a lot of focus, today’s designs continue to contain plenty of analog components, from high-bandwidth memory to high-speed I/Os.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related Blogs
- Why Modern SoC need cache-coherent NoC?
- Why programmable analog is like a themed box of Lego
- Why Imagination Technologies has joined the FIDO Alliance
- Why thinking about software and security is so important right at the start of an ASIC design
Latest Blogs
- What Does a GPU Have to Do With Automotive Security?
- Physical AI at the Edge: A New Chapter in Device Intelligence
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES