What is the future for Network-on-Chip?
Sonics recently performed a survey about on-chip communications networks. This was conducted in a double blind manner so that they would not overly skew the results. They had 318 respondents and some interesting data showed up from the survey. Surprisingly, the survey showed that designers spend 28% of their time designing, modifying and verifying the networks on their chip. That seems like a very large amount of time especially since empirical data suggests that very little full chip verification is actually being performed, instead relying on the assumption that if all of the blocks are verified and the connectivity of the IP interconnect has been verified, then the system will operate correctly. While we all know this to be inherently false, most companies only seem to run a few system-level sanity tests.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- The Future of Driving: How Advanced DSP is Shaping Car Infotainment Systems
- What is the Right Metric to Understand 5G Processing Throughput? Well, it’s not Peak Speed....
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach