What is the future for Network-on-Chip?
Sonics recently performed a survey about on-chip communications networks. This was conducted in a double blind manner so that they would not overly skew the results. They had 318 respondents and some interesting data showed up from the survey. Surprisingly, the survey showed that designers spend 28% of their time designing, modifying and verifying the networks on their chip. That seems like a very large amount of time especially since empirical data suggests that very little full chip verification is actually being performed, instead relying on the assumption that if all of the blocks are verified and the connectivity of the IP interconnect has been verified, then the system will operate correctly. While we all know this to be inherently false, most companies only seem to run a few system-level sanity tests.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Blogs
- What is the Right Metric to Understand 5G Processing Throughput? Well, it’s not Peak Speed....
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- Breaking the Silence: What Is SoundWire‑I3S and Why It Matters
Latest Blogs
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
- What Does a GPU Have to Do With Automotive Security?