What does the Lattice rejection mean for chip M&A?
Although the rejection of the Lattice deal was expected, it none the less has an impact on a number of dynamics in the chip industry and further M&A and consolidation. Freezing out China removes a "catalyst" in the market which help bid up values and add fear to both potential targets or those left out. Cross border deals are obviously more difficult to get done and even small deals with China will likely be put under a microscope now.
The Xcerra deal is likely very safe given the size and lack of critical technology. Much like the Mattson deal before it, China will only be allowed to acquire second or third tier small chip companies with no unique technology or critical market position.
Does this slow down China's chip ambitions?
Does this slow down M&A and consolidation further?
Does this negatively impact future sales of equipment to China?
To read the full article, click here
Related Semiconductor IP
- Single instance HW Lattice PQC ultra accelerator
- Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
- CRYSTALS Dilithium core for accelerating NIST FIPS 204 Module Lattice Digital Signature algorithm
- Lattice Mico8 Open, Free Soft Microcontroller
- LatticeMico32 Open, Free 32-Bit Soft Processor
Related Blogs
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- What Does Fab-Lite Mean?
- What does Cadence mean when it calls System Realization a "holistic" approach to IC design?
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172