Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer
Viettel, the largest mobile network operator in Vietnam, has big ambitions with 5G technology at the system, equipment, and SoC levels. As the R&D arm of Viettel, Viettel High Tech develops full 5G network architecture systems: devices, radio access network (RAN), transmission network, and core network. This makes Vietnam one of the few countries to produce 5G equipment.
Viettel High Tech had been working on the design of a 5G digital front-end SoC for a gNB 3GPP 5G base station. The engineering team needed to accelerate their time to market for a competitive advantage. In fact, facing a short product development window is not uncommon in this sector. Many organizations began developing their solutions while the 5G standard was still immature, creating the need to keep up with a changing standard without delaying product readiness.
To streamline the process for developing specialized processors for their 5G SoC, the Viettel High Tech team used Synopsys ASIP Designer™, a tool suite that automates and speeds up the process of designing application-specific instruction-set processors (ASIPs).
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- The Arm Ecosystem: More than Just an Ecosystem, it's Oxygen for SoC Design Teams
- Early, Accurate, and Faster Exploration and Debug of Worst-Case Design Failures with ML-Based Spectre FMC Analysis
- How to Augment SoC Development to Conquer Your Design Hurdles
- Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?