Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer
Viettel, the largest mobile network operator in Vietnam, has big ambitions with 5G technology at the system, equipment, and SoC levels. As the R&D arm of Viettel, Viettel High Tech develops full 5G network architecture systems: devices, radio access network (RAN), transmission network, and core network. This makes Vietnam one of the few countries to produce 5G equipment.
Viettel High Tech had been working on the design of a 5G digital front-end SoC for a gNB 3GPP 5G base station. The engineering team needed to accelerate their time to market for a competitive advantage. In fact, facing a short product development window is not uncommon in this sector. Many organizations began developing their solutions while the 5G standard was still immature, creating the need to keep up with a changing standard without delaying product readiness.
To streamline the process for developing specialized processors for their 5G SoC, the Viettel High Tech team used Synopsys ASIP Designer™, a tool suite that automates and speeds up the process of designing application-specific instruction-set processors (ASIPs).
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Blogs
- Meet Synopsys.ai Copilot, Industry's First GenAI Capability for Chip Design
- Calligo Enables Next-Gen Computing at Scale with Synopsys Digital Design Flow
- Synopsys Collaborates with Arm to Drive Automotive Design Excellence
- With USB4 v2, Faster Speeds Is the Name of the Game
Latest Blogs
- UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
- RT-Europa: The Foundation for RISC-V Automotive Real-Time Computing
- Arm Flexible Access broadens its scope to help more companies build silicon faster
- Embedded Security explained: IPsec and IKEv2 for embedded Systems
- Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC