Verification Panel, Part 4: It's About the Coverage
This is the final part in the experts' roundtable on verification. In part 1, the experts talked about the state of verification and the progress that has been made. In part 2, the subject broadened to the increasing number of domains where verification has to be performed, including power and software. Part 3 discussed abstraction and the integration of IP.
Taking part in this discussion are Gary Smith, chief analyst at Gary Smith EDA; Paul Martin, senior manager for debug, trace and performance modeling at ARM; Rajeev Ranjan, CTO at Jasper Design Automation; Oz Levia, vice president of marketing and business development at Jasper; Harry Foster, chief verification scientist at Mentor Graphics Corp.; and Viresh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- Addressing the Verification Challenges of Panel Self Refresh in eDP
- How AI Drives Faster Chip Verification Coverage and Debug for First-Time-Right Silicon
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
- Introducing the Akeana 1000 Series Processors
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025