Verification Panel, Part 4: It's About the Coverage
This is the final part in the experts' roundtable on verification. In part 1, the experts talked about the state of verification and the progress that has been made. In part 2, the subject broadened to the increasing number of domains where verification has to be performed, including power and software. Part 3 discussed abstraction and the integration of IP.
Taking part in this discussion are Gary Smith, chief analyst at Gary Smith EDA; Paul Martin, senior manager for debug, trace and performance modeling at ARM; Rajeev Ranjan, CTO at Jasper Design Automation; Oz Levia, vice president of marketing and business development at Jasper; Harry Foster, chief verification scientist at Mentor Graphics Corp.; and Viresh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- Addressing the Verification Challenges of Panel Self Refresh in eDP
- How AI Drives Faster Chip Verification Coverage and Debug for First-Time-Right Silicon
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard
- Tidying Up: FIPS-Compliant Secure Zeroization for OTP
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3