TSMC Symposium: EDA/IP Ecosystem Primed for 16, 10nm Nodes
April 28, 2014
SAN JOSE, Calif. -- 28nm may still be considered the mainstream node, but for leading-edge designers, there is a clear and compelling path from there through 16nm and into even the 10nm design ecosystem.
That was the message last week from Suk Lee, Senior Director, Design Infrastructure Marketing Division, TSMC, who spoke at the annual TSMC Symposium here.
Whether it's design infrastructure (design rules, PDKs, reference flows, and so forth) or IP, TSMC has charted a course deep into the FinFET era that will take design teams well into 2020 and beyond.
Some highlights from Lee's presentation:
To read the full article, click here
Related Semiconductor IP
- TSMC 3nm HBM3-8.6G PHY
- TSMC 5nm HBM3-8.4G PHY
- TSMC CLN7FF HBM3 PHY
- TSMC 3nm UCIe-A 32G Die to Die Interface
- TSMC 5nm UCIe-A 32G LP Die to Die Interface
Related Blogs
- TSMC on Collaboration: JIT Ecosystem Development
- Altera Back to TSMC at 10nm? Xilinx Staying There
- Intel to Skip 10nm to Stay Ahead of TSMC and Samsung?
- Key Takeaways from the TSMC Technology Symposium Part 1
Latest Blogs
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Ceva-XC21 and Ceva-XC23 DSPs: Advancing Wireless and Edge AI Processing
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Empowering your Embedded AI with 22FDX+