TSMC OIP: Process Status
Last week was TSMC's Open Innovation Platform Innovation Forum (aka OIP). Dave Keller welcomed everyone and then introduced Cliff Hou who gave the update on everything technical. Here's what he said. Or rather, here's what I think he said. I will give my usual caveat at the start of posts like this: TSMC does not allow photography, video, or recording the presentations, and they don't provide the slides. So this is entirely from the notes I took during the presentation.
I realize that this post is fairly dry and dense with numbers and dates, but since TSMC is far and away the largest foundry, these details are important, and they are not available anywhere else. You can try and find out from TSMC's website something specific like when N6 risk production is planned to start...but you will discover the information is not there.
Related Semiconductor IP
- 112G PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x1, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related Blogs
- TSMC Technology Symposium: Process Status
- TSMC Financial Status Plus OIP Update!
- TSMC OIP: On the Road to the Silicon Super Chip
- TSMC OIP: What to Do With 20,000 Wafers Per Day
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?