Now Showing! The Right Process For Verification IP Development
This blog is useful for all those who are familiar with verification development – but want to get better at it. It is useful for design engineers as it will help them evaluate (and push) their verification teams to deliver a better solution. It is useful for verification engineers also, as it will help them better their skills.
Why is it important to have a great process for development of Verification IP?
Verification plays a major role in any chip design project. Within that, functional verification takes lion’s share of any design cycle, 70% by some estimates. Functional verification completeness is extremely critical. Following the wrong process for developing verification IP can cause you to miss verifying some features. This can cause chip failure and cost the company millions of dollars. It has been noted that close to 70% of chip re-spins are typically due to functional bugs although that percentage has come down to ~50% in recent times. Thus following a good process with lots of planning is essential for development of world class verification IP.
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping
- Industry's First Verification IP for Arm AMBA CHI-G
- Industry's First Verification IP for PCIe 7.0
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
Latest Blogs
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
- Introducing the Akeana 1000 Series Processors
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025