Synopsys SoC Verification Kit - Delivering Out-of-the-box SoC Verification Solution
The Synopsys Global User Survey 2023 found that functionality between IP blocks, and failure to sanitize upward functional specification changes in the IP, contributed to 42% of the reasons for silicon re-spins. Today, more than 77% of users spend more than 1 month per IP to build and bring-up their sub-system/SoC setups, which allow them to verify IP-to-IP functionality and sanitize subsequent IP drops in their SoCs.
SoC verification kits (SVKs) help accelerate subsystem/SoC verification by providing out-of-the-box IP-VIP-Solutions setups, configured for customer-bought Synopsys IP configurations with scalable UVM or C Testbenches and pre-built sanity test cases. SVKs are customized for various IPs, reducing over-all complex IP configurations, validation, environment creation, and sanity by over 50% so that the design teams can focus their efforts on verifying their key design deliverables.
Key Highlights
- 42% of the reasons or silicon re-spins can be attributed to IP-to-IP functionality and IP sanity for changing specification
- Customers spend over 1 month per IP to create subsystem/SoC Verification setups to sanitize IP and verify IP-to-IP functionality
- SVKs, which are out-of-the-box IP-VIP-Solutions setups configured for customer-bought Synopsys IP with scalable UVM or C Testbenches and pre-built sanity test cases, can reduce SoC Verification environment effort by over 50%
Each SVK is tailored for various configurations of Synopsys IP and execution is tied to the expected outcomes and use case requirement. This is meant to accelerate IP bring-up and data flow testing using Synopsys Verification Ips (VIP). It will also help to speed-up user’s testbench development and lowers integration testing risk.
Why are SVKs Important?
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
Related Blogs
- Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud
- T&VS delivers Emulation and Validation services for Mobile SoC
- SoC verification through Managed service
- T&VS provides end-to-end DFT solution for Consumer SoC
Latest Blogs
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
- Post-quantum security in platform management: PQShield is ready for SPDM 1.4