Smart Solutions for Standards-Compliant SoC and IP Development
Perhaps best known for its pioneers, cowboys, shootouts, gamblers, and gunslingers, the “Wild West” was named for the lawlessness of the territories west of the Mississippi River. Semiconductor development—although often pushing the bleeding edge of technology with dramatic advances in a wide range of applications ranging from communications and computing to healthcare, transportation, and beyond—is still not the Wild West. Sure, there are plenty of maverick architects and designers doing extremely innovative work, but even these “pioneers” must operate within industry boundaries. Some of these boundaries are due to technical limitations or business considerations. Many others, however, are imposed or necessitated by standards. As an IC developer, many different types of standards must be kept in mind, both for interoperability with other chips and to meet the expectations of your end customers.
Many Dimensions of Standards
I have in mind quite a broad definition of standards. People sometimes say “formal standards” when referring to those produced by standardization bodies such as IEEE, ISO, IEC, ANSI, JEDEC, and Accellera. These organizations have a well-defined process to develop and approve standards covering all aspects of electrical and computer engineering, and beyond into the general industry. There are also many associations focused on specific standards, including HTML, PCI, USB, and the RISC-V processor instruction set architecture (ISA).
We often hear the term “de facto standards” to describe widely adopted technologies that are either controlled by no one or are owned by individual companies rather than industry groups. The Intel x86 and ARM processor ISAs, Adobe PDF, and Microsoft Office file formats are common examples. Whatever the source, you need to know the standards required for your target product and ensure that any IP you integrate into your IC, and any EDA tools you use, comply with the relevant specifications.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related Blogs
- Silicon Creations Presents Architectures and IP for SoC Clocking
- Smarter SoC Design for Agile Teams and Tight Deadlines
- Advanced SoC Development Uses Next-Gen IP Integration Tools
- SLM Solutions for Mission-Critical Aerospace and Government Chip Designs
Latest Blogs
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
- Post-quantum security in platform management: PQShield is ready for SPDM 1.4