Rambus IP Solution Supports New NIST Lightweight Cryptography Algorithm
Last week, the National Institute of Standards and Technology (NIST) announced the selection of a new family of cryptographic algorithms called ASCON, which have been developed for lightweight cryptography applications. Always ready to support our customers with the latest security standards, Rambus is pleased to announce the availability of the ASCON-IP-41 Crypto Engine IP core.
The ASCON cryptographic algorithms are designed to protect data created and transmitted by Internet of Things (IoT) devices. These devices require robust security, but their small size means that they have resource constraints. This is where lightweight cryptography comes in as it means that symmetric cryptography can be used to achieve the required level of security, all while ensuring the efficient use of a device’s resources. Check out our white paper for background information on Lightweight Cryptography, as well as a closer look at the ASCON algorithms.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Post-quantum Cryptography/PQC: New Algorithms for a New Era
- Integrated MIPI Display IP Solution Delivers Performance for New Use Cases
- Rambus True Random Number Generator Certified to NIST SP 800-90B Standard
- PCIe 5.0 Controller IP on FPGAs: Current and Future Use Cases
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?