Push-button generation of deep neural networks
The term "deep learning" refers to using deep (multi-layer) artificial neural networks to make sense out of complex data such as images, sounds, and text. Until recently, this technology has been largely relegated to academia. Over the past couple of years, however, increased computing performance coupled with reduced power consumption and augmented by major strides in neural network frameworks and algorithms has thrust deep learning into the mainstream.
When I attended the Embedded Vision Summit recently, for example, I saw an amazing demonstration of machine vision in which a deep neural network (DNN) running on an FPGA was identifying randomly presented images in real time (check out this column to see a video). As an aside, one of the best lines I heard at the summit was "You can't swing a dead cat in here without some deep learning system saying 'Hey, that's a dead cat!'" But we digress...
As another example, take a look at this column describing how researchers at MIT used a deep learning algorithm to analyze videos showing tens of thousands of different objects and materials being prodded, scraped, and hit with a drumstick. The trained algorithm could subsequently watch silent videos and generate accompanying sounds sufficiently convincing to fool human observers.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Accelerating Machine Learning Deployment with CEVA Deep Neural Network (CDNN)
- Embedded Vision: The Road Ahead for Neural Networks and Five Likely Surprises
- Hierarchical Neural Networks
- Deployable Artificial Neural Networks Will Change Everything
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?