Pieter Vorenkamp and IP at Cadence
Pieter Vorenkamp is the new(ish) senior VP and general manager of the semiconductor IP group here at Cadence. With both of us traveling a lot last month, it took about a dozen attempts to find a slot when we could talk, but the only slot was on my way from EDPS in Monterey to a weekend near Yosemite, which is how I found myself pulled off to the side of the road on the top of Pacheco pass, on the phone with Pieter. Given the cellphone reception up there, let me not recommend this location for a conference call.
Pieter was born and raised in the Netherlands. He has a degree from University of Twente and his first job was at Philips Research in Eindhoven where he worked for seven years. He then moved to France and worked for one and a half years at the Philips Semiconductors plant in Caen in Northern France (not to be confused with Cannes in Southern France). I actually visited it with a team from Cadence many years ago, I have no memory of why. (However, I do have a good memory of going to see the nearby Bayeux tapestry, which depicts the Norman invasion of England in 1066.)
To read the full article, click here
Related Blogs
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Dream Chip, Cadence Unveil Automotive SoC with Tensilica IP at embedded world '25
- Cadence Demonstrates 112G-ELR SerDes IP on TSMC's 3nm Process Technology
- Understanding PCIe 6.0 Shared Flow Control
Latest Blogs
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- The Coming NPU Population Collapse
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation