Performance in Hardware Emulators: System Architecture
In my previous post, Performance in Hardware Emulators, I discussed the dependency of performance on the type of deployment. In this column, I will examine the relationship between emulation system architectures and their performance.
Emulation performance vs. Emulator architecture
Not all emulators are created equal. Previously, I pointed out that the design capacity and the compilation process are dependent on the architecture of the emulation system. This is also the case for emulation performance.
Let's remind ourselves that each of the current three hardware emulation suppliers is promoting its own architecture:
- Cadence: Processor-based architecture
- Mentor: Custom emulator-on-chip architecture
- Synopsys: Commercial FPGA-based architecture
While the first two solutions are based on custom chips, the third is built on arrays of commercial FPGAs.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- SLM SHS IP
- SLM High-Speed Access & Test IP
Related Blogs
- Performance in Hardware Emulators
- Understanding Design Capacity in Hardware Emulators
- Why Hardware Emulation's OS is Like a Computer System
- Using Synopsys Smart Monitors to Improve System Performance of Your Arm SoCs