Performance in Hardware Emulators
Emulation performance -- or its speed of execution -- depends on the architecture of the emulation system and the type of deployment.
Continuing my discourse on various aspects of hardware emulators (see also DAC Trip Report: Expanding EDA's Charter & Topical Hardware Emulation), I now wish to discuss one of the most important aspects of hardware emulation: speed of execution.
Emulation performance -- or its speed of execution -- depends on the architecture of the emulation system and the type of deployment. In this first column of a two-part series, I wish to discuss the type of deployment; i.e., how the design under test (DUT) and the test environment communicate with each other, managed by the run-time software. In my next column, I will elaborate on the architecture of emulation systems and how this affects performance.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- SLM SHS IP
- SLM High-Speed Access & Test IP
Related Blogs
- Performance in Hardware Emulators: System Architecture
- Understanding Design Capacity in Hardware Emulators
- Execute Your Hardware Verification Campaign in the Cloud - a Verification Engineer's Perspective
- Arm Ethos-U85: Addressing the High Performance Demands of IoT in the Age of AI