PCIe Lane Margining - What changed from Gen4 to Gen6?
With new PCIe 6.0 Base specifications rolled out, the move from NRZ (non-return-to-zero) to PAM4 (4-Level Pulse Amplitude Modulation) is no surprise. To address the Nyquist frequency issues at 64GT/s, which doubles to 32GHz which further causes frequency dependent loss increased to 70dB, PAM4 was introduced.
Use of PAM4 signaling address the issues related to integrity, channel loss and backward compatibility but increased the complexity to verify designs.
Now till PCIe 5.0 for Lane margining at receiver, NRZ (non-return-to-zero) was used. With PCIe 6.0, PAM4 was used instead.
PAM4 is a multi-level signaling technology that transmits two bits per unit interval (UI) as opposed to the conventional NRZ (non-return-to-zero), which transmits only one bit per UI.
To read the full article, click here
Related Semiconductor IP
- AXI Bridge with DMA for PCIe IP Core
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe GEN6 PHY IP
Related Blogs
- Pushing to the Limits: Understanding Lane Margining for PCIe
- Demystifying PCIe Lane Margining Technology
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
Latest Blogs
- Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
- Real PPA improvements from analog IC migration
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs
- VESA Adaptive-Sync V2 Operation in DisplayPort VIP