New Algorithms for Vision Require a New Processor
May 3, 2016
Vision is everywhere. If you look at the number of sensors that are shipped, then vision appears somewhere in the middle (the red bar in the middle of each column on the graph on the left below). But if you look at the amount of data generated then vision dwarfs everything else. Yes, that really is the correct graph, vision is so much bigger than everything else that the graph is all red: all vision, all the time.
To read the full article, click here
Related Semiconductor IP
- SPI Controller IP- Master/ Slave, Parameterized FIFO, Avalon Bus
- SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol
Related Blogs
- New Neural Processor Aids in Adding AI to Small, Low-Power Vision Processing Designs
- Post-quantum Cryptography/PQC: New Algorithms for a New Era
- IMG DXD: A New Horizon for Cloud Gaming
- Why AI Requires a New Chip Architecture