New Neural Processor Aids in Adding AI to Small, Low-Power Vision Processing Designs
From video doorbells to modern vehicles, the types of applications that rely on cameras are growing. For many of these systems, having access to real-time, high-resolution imagery is integral to their effective operation. After all, if the doorbell can’t clearly identify a package thief or the car isn’t able to accurately detect a roadway obstruction, their value declines tremendously. Increasingly, deep-learning models are being implemented to enhance the vision-processing capabilities that these products need.
Increasingly, vision-processing applications are applying artificial intelligence (AI) in their designs to enhance the quality of the images and/or to take advantage of advanced AI features like object detection. Computer vision applications that relied exclusively on the highest level of digital signal processing operations (DSP) are now mixing DSP and AI. Now, there’s a neural processor IP solution available that delivers the industry’s smallest power and area footprint to support up to two trillion operations per second (TOPS) of the latest AI networks, including transformers. Read on to learn more about how the new Synopsys ARC® NPX6-1K NPU Processor IP with 1,024 MACs provides an ideal option for designers ready to introduce greater intelligence into their chip designs.
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related Blogs
- Synopsys Fields Processor Core for Neural Network Computer Vision Applications
- New Algorithms for Vision Require a New Processor
- Vision C5 DSP for Standalone Neural Network Processing
- Imagination Technologies' Upgraded GPUs, New Neural Network Core Provide Deep Learning Processing Options
Latest Blogs
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- Keeping Pace with CXL Specification Revisions
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring