New Neural Processor Aids in Adding AI to Small, Low-Power Vision Processing Designs
From video doorbells to modern vehicles, the types of applications that rely on cameras are growing. For many of these systems, having access to real-time, high-resolution imagery is integral to their effective operation. After all, if the doorbell can’t clearly identify a package thief or the car isn’t able to accurately detect a roadway obstruction, their value declines tremendously. Increasingly, deep-learning models are being implemented to enhance the vision-processing capabilities that these products need.
Increasingly, vision-processing applications are applying artificial intelligence (AI) in their designs to enhance the quality of the images and/or to take advantage of advanced AI features like object detection. Computer vision applications that relied exclusively on the highest level of digital signal processing operations (DSP) are now mixing DSP and AI. Now, there’s a neural processor IP solution available that delivers the industry’s smallest power and area footprint to support up to two trillion operations per second (TOPS) of the latest AI networks, including transformers. Read on to learn more about how the new Synopsys ARC® NPX6-1K NPU Processor IP with 1,024 MACs provides an ideal option for designers ready to introduce greater intelligence into their chip designs.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Synopsys Fields Processor Core for Neural Network Computer Vision Applications
- New Algorithms for Vision Require a New Processor
- Vision C5 DSP for Standalone Neural Network Processing
- Imagination Technologies' Upgraded GPUs, New Neural Network Core Provide Deep Learning Processing Options
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?