Memory Standards and the Future
March 31, 2016
I sat down and talked with Amjad Qureshi recently He is vice president of research and development for the DDR PHY and controller IP. My first assumption, that he joined Cadence with the Denali acquisition, turned out to be wrong. But he does have a 25+ year long history of industry experience in IP, semiconductor, and electronics companies such as Samsung, IBM, Dell, Adaptive Chips, and Cradle Technologies. Most recently he was at ARC, which was acquired by Virage, but he left and joined Cadence before the acquisition of Virage itself. He has been at Cadence for seven years.
To read the full article, click here
Related Semiconductor IP
- DDR Controller
- SDRAM DDR Controller
- DDR PHY & DDR Controller IP
- DDR Controller IIP
- DDR Controller supporting DDR5 with Advanced Features Package
Related Blogs
- Flash Forward: MRAM and RRAM Bring Embedded Memory and Applications into the Future
- The Future of Technology: Transforming Industrial IoT with Edge AI and AR
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
- Deep Robotics and Arm Power the Future of Autonomous Mobility
Latest Blogs
- Why What Where DIFI and the new version 1.3
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware