Industry's First LPDDR5 IP & VIP Solution Extending Leadership in DDR5/LPDDR5
Synopsys recently announced the fastest, and most power efficient DDR5 and LPDDR5 IP solutions. Industry’s first LPDDR5 controller, PHY, and verification IP solution supports data rates up to 6400 Mbps with up to 40% less area than previous generations. The LPDDR5 IP provides significant area and power savings for mobile and automotive SoCs with its dual-channel memory interface option that shares common circuitry between independent channels. The DesignWare DDR5 IP, operating at up to 4800 Mbps data rates, can interface with multiple DIMMs per channel up to 80 bits wide, delivering the fastest DDR memory interface solution for artificial intelligence (AI) and data center system-on-chips (SoCs). The DDR5 and LPDDR5 controller and PHY seamlessly interoperate via the latest DFI 5.0 interface.
To read the full article, click here
Related Semiconductor IP
- LPDDR Controller supporting LPDDR5, LPDDR4, and LPDDR4X
- LPDDR Controller supporting LPDDR5, LPDDR4 and LPDDR4X with Advanced Features Package
- LPDDR Controller supporting LPDDR5X, LPDDR5, and LPDDR4X
- LPDDR Controller supporting LPDDR5X, LPDDR5 and LPDDR4X with Advanced Features Package
- LPDDR5T / LPDDR5X / LPDDR5 Controller
Related Blogs
- LPDDR5: Enhancements in Bandwidth, Reliability, and Power for IoT, AI, and Image Processing
- LPDDR5: Meeting Power, Performance, Bandwidth, and Reliability Requirements of AI, IoT and Automotive
- LPDDR5X - An Extension to LPDDR5 for Future Mobile System
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
Latest Blogs
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits