Low-Power Design: Is the Problem Solved?
April 12, 2012
“Once upon a time, you would complain if your cell phone didn’t work on one [battery] charge,” said Qi Wang—Cadence Technical Marketing Group Director for Low-Power Solutions—during his EDPS presentation in Monterey last week. “After Apple introduced the iPhone, your expectation is that the phone might go for a day before needing a recharge.” Why? Because we understand that the phone is now doing a lot more than it once did, said Wang as he entered into the main part of his talk.
We’d like to think that achieving closure on power-consumption goals during the design process is smooth and deterministic. The idealized work curve looks something like this in our heads:
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- Low-Power IC Design: What Is Required for Verification and Debug?
- Is Design in India on the Upswing?
- Verification of the Lane Adapter FSM of a USB4 Router Design Is Not Simple
- Why thinking about software and security is so important right at the start of an ASIC design
Latest Blogs
- Cadence Welcomes VLAB Works
- Cadence Launches Cache-Coherent HiFi 5s SMP for Next-Gen Audio Applications
- Enabling ‘Few-Shot Learning’ AI with ReRAM
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- Why Hardware Security Is Just as Critical as Software Security in Modern Systems