Link Training: Establishing Link Communication Between DisplayPort Source and Sink Devices
March 24, 2015
Link training is the first stepping stone to enabling the communication channel between source and sink devices. This is where the electrical characteristics of the link along with the bitrate are fixed, and are subsequently used for the data transfers. Here the challenge for the verification engineers lies in verifying the designs for numerous combinations that are possible in the link training process.
Link training between DisplayPort source and sink devices consists of two distinct tasks that must be completed successfully and in sequence, to establish the link before frame transfers can be initiated by the source.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Ins and outs of SS Link Training in USB3.0
- Is The ARM-Globalfoundries Link Significant?
- PCIe 5.0 Equalization Modes: Reducing Link Bring-Up Time
- HBM2E targets AI/ML training
Latest Blogs
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits