Less is More With MIPI I3C
August 23, 2016
There is little doubt that Internet of Things has become the next big thing in business, in particular in semiconductor IP. The growing number of devices monitoring and adjusting our surroundings – lighting, temperature, sound volume and others has exploded in the recent years, and actually, so did the number of pins within an SoC that is needed to connect them all.
Also, the use cases for the new generation of sensors make extensive use of the always-on feature – many of the new devices are wearables, or exist within mobile devices like smartphones or tablets. Therefore, the need for power efficiency is higher than ever.
Related Semiconductor IP
- MIPI I3C Basic Secondary Controller
- MIPI I3C Basic Target
- MIPI I3C Slave v1.1 Controller IP enables efficient data flow for sensor integration.
- MIPI I3C Master v1.1 Controller IP offers impressive data transmission capacity for sensor integration.
- MIPI I3C PHY - TSMC (12nm, 7nm, 5nm, and 22nm) - GF 12nm
Related Blogs
- MIPI Creates the I3C Sensor Interface
- More about "MIPI beyond Mobile" Paper at DAC
- Cadence Announces the First MIPI I3C Verification IP!
- MIPI: Not Just Mobile Any More
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?