Krivi Specialty I/O Library Support UMC 28nm
September 24, 2015
There is an industry consensus about 28nm, the technology node is here to stay, and to stay for very long. If we except 20nm node, which by opposition will have a very short lifetime, 28nm is the last node following the economic part of Moore’s law: designing on smaller technology allows building cheaper IC when you integrate the same functions, or to integrate two fold more gates at the same price. If a chip maker has deep enough pocket to afford huge development cost (R&D cost in the $80 to $100 million) he can target 16FF or even 10FF, the resulting IC will be faster and lower power but not necessarily cheaper than on 28nm.
Related Semiconductor IP
- High-performance MCU core with privilege modes and MPU (32 or 64 bit)
- 3.3V to 0.75*VCC33A with 5mA driving capability with external capacitor; Linear Regulator; UMC 55nm LP/RVT LowK Logic Process
- 3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 0.11um HS/AE Logic Process
- 3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 28nm HPC Process
- 3.3V to 2.5V with 5mA driving capability; Capacitor-free Linear Regulator; UMC 40nm Logic/Mixed-Mode Low Power Process
Related Blogs
- UMC Wins Qualcomm 28nm Second Source Contract!
- Netbook Chip-Set Orders To Max Out Capacity At TSMC & UMC
- TSMC risk production: what does it mean for 28nm?
- UMC versus GLOBALFOUNDRIES
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?