JEDEC UFS Verification: Secret Of Our Success
February 10, 2015
About a year ago, we were the first to launch a complete JEDEC UFS STACK VIP solution. And we are proud today to announce its success! In the last one year, our JEDEC UFS verification solution has been adopted by top semiconductor companies across the world. Hence it has become a very mature solution that has been rigorously tested. Interestingly, a few companies adopted our JEDEC UFS Verification IP stack as a second VIP. They were surprised to see Arrow Devices VIP being able to catch numerous bugs in a design that was pre-verified using VIPs from major VIP vendors!
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- How did JEDEC UFS beat the MIPI CSI3 and DSI2 in adoption race?
- JEDEC UFS Verification - Top 3 Challenges
- Is Your JEDEC UFS Verification Future-Proofed with UME Support?
- JEDEC UFS Cheat Sheet
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms