Is Your JEDEC UFS Verification Future-Proofed with UME Support?
October 20, 2014
There is not much debate left on the adoption of the JEDEC UFS technology. It has gained enough momentum and has proved a winner. No doubt, JEDEC UFS is a design and verification challenge. You might end up focusing all your attention on the JEDEC UFS, MIPI UniPro and MIPI M-PHY design and verification. Thus there are chances that an optional but important specification - Unified Memory Extension 1.0 specification (UME 1.0), might slip your radar. This specification is captured in the JEDEC specification JESD220-1.pdf.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- How did JEDEC UFS beat the MIPI CSI3 and DSI2 in adoption race?
- JEDEC UFS Verification - Top 3 Challenges
- JEDEC UFS Verification: Secret Of Our Success
- JEDEC UFS Cheat Sheet
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?