Jasper's Kranen talks EDA pricing and value
April 12, 2013
It was several months ago that I last published part of my interview with Kathryn Kranen, Jasper Design Automation’s CEO. You may have seen the other day that she is to be honored with the UBM Tech ACE lifetime achievement award. Kathryn knows how to take a technology and move it into mainstream, something she has done several times now. In this final part of the interview she demonstrates one of the ways in which she imparts very different and successful business strategies related to how she does business and ensures that both the customer and the company win from every transaction.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Kathryn Kranen on rational pricing
- Arm's Cloud EDA Success: Two Paths to Greater Value
- EDA Industry: Consolidation Remains a Priority
- The Semiconductor World vs TSMC vs EDA
Latest Blogs
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status