Is PHY IP really strategic? Just take a look at the various legal offensives running these days...
Last week, at the same time I was writing a blog about PHY IP market, claiming that this market was shaken, several events happened – not on the pure business side, but on the legal side. This means that I will have to carefully check before using each word of this blog!
If you remember, the blog conclusion was focusing on V Semiconductor, a start-up created in 2008, founded by former Snowbush’ employees, who decided to leave the company short after acquisition by Gennum. In the meantime, V Semi has launched a revolutionary SerDes, revolutionary because it is based on a digital PLL and not on oscillator PLL or even on LC tank PLL, and the technology has been implemented on Intel 28nm technology to support multi-standard protocol PHY, to be used by FPGA start-up, and probably acquired by customers developing 10G Ethernet PHY. This technology looks so attractive that V Semi was about to be acquired; by which company?
To read the full article, click here
Related Semiconductor IP
- 100G PAM4 Serdes PHY - 14nm
- xSPI + eMMC Combo PHY IP
- Embedded USB2 (eUSB) Controller + PHY IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related Blogs
- Such a small piece of Silicon, so strategic PHY IP
- AI: when is it "really" intelligent?
- Analog Bits and SEMIFIVE is a Really Big Deal
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process
Latest Blogs
- Cadence Powers AI Infra Summit '25: Memory, Interconnect, and Interface Focus
- Integrating TDD Into the Product Development Lifecycle
- The Hidden Threat in Analog IC Migration: Why Electromigration rules can make or break your next tapeout
- MIPI CCI over I3C: Faster Camera Control for SoC Architects
- aTENNuate: Real-Time Audio Denoising