Is Intel the Concorde of Semiconductor Companies?
An Intel executive recently told me that my Intel articles on SemiWiki are used to motivate employees to work hard and prove me wrong. The converse is also true. The senseless Intel fabless ecosystem bashing motivates me to continue to write so it is a win-win scenario, absolutely. In fact, I should credit Intel's Mark Bohr for motivating me to write a book chronicling the great and powerful fabless semiconductor ecosystem, but I won’t.
At the SEMI ISS conference this week there were some excellent presentations filled with important market data. Most of which I already knew but seeing it all in one place with a historical perspective was well worth the price of admission. And networking with industry executives from around the world is priceless. I had lunch with David K. Lam, founder of famed semiconductor equipment manufacturer LAM Research. How cool is that!?!?!
Unfortunately, I do not have permission to post the slides so I will summarize the best I can:
The Concorde reference is from the keynote by Rick Wallace, President and CEO of KLA-Tencor. The point being that the Concorde failed not because of technology, it failed because of economics and lack of competition, adding that Moore’s law is much more likely to die in the board room than the manufacturing floor. This is absolutely true.
In my biased opinion, that is Intel’s problem exactly.
To read the full article, click here
Related Semiconductor IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
Related Blogs
- Connected AI is More Than the Sum of its Parts
- The Blind Spot of Semiconductor IP Sales
- Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
Latest Blogs
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow
- Accelerate Automotive System Design with Cadence AI-Driven DSPs
- What Makes FPGA Architecture Ideal for Ultra-Low-Latency Systems?
- Introducing agileSecure anti-tamper security portfolio