IP Design & Functional Verification - Top Trends for 2015
February 13, 2015
A few weeks ago, we had asked the design & functional verification community to tell us what topics they want more information on in 2015. And the verdict is in! Some results are expected while others are surprising insights. Here is a summary of the results.
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related Blogs
- Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping
- 2013 CES: Top 4 Trends Benefiting EDA
- Industry's First Verification IP for Arm AMBA CHI-G
- Industry's First Verification IP for PCIe 7.0