How to Push Mobile to Use PCI Express?
By offering low-power PCI Express PHY solution for mobile application! To make it clear, we are not talking about Mobile Express (M-PCIe), but clearly about PCI Express protocol, including a PCIe Controller and a PCIe PHY. Initially developed to support internal connection between the CPU and the GPU in a PC, the technology has been incredibly successful and pervasive. When a new PCIe generation is released, like gen-3 at the end of 2010, the early adopters are searching for maximum performance, like in server, networking or storage applications. High performance associated with high power consumption, but the power is not the primary issue for such applications. But low power is definitely a key target for any mobile, battery powered device. By launching a PCIe gen-3 PHY IP specifically designed for low power behavior, offering industry smallest active power (as low as 50 mW per lane at 8 GT/s) as well as standby power (less than 10 mW per lane), Synopsys clearly target mobile systems like Ultrabook or Tablet.
Related Semiconductor IP
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.13um HS/FSG process
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.18um G2 process
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.18um G2 process
- PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
- PCI Express 4.0 PHY
Related Blogs
- PCIe 6.0 - All you need to know about PCI Express Gen6
- FPGAs or ASICs - What Are Their Differences and Similarities and How to Use Them for Security?
- How to Maximize PCIe 6.0's Advantages with End-to-End PCIe Design Solutions
- CXL 3.1: How Evolving CXL Standards are Pushing Interconnects to Even Higher Performance
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?