Hardware Root of Trust: Everything you need to know
September 25, 2019
As Ben explains, in our latest “Secure Silicon IP Webinar Series“, a root of trust is the security foundation for an SoC, other semiconductor device or electronic system. However its meaning differs depending who you ask. For example, the hardware roof of trust contains the keys for cryprographic functions and is usually a part of the secure boot process providing the foundation for the software chain of trust.
In this article:
- What is hardware root of trust?
- What are the types of a silicon-based hardware root of trust?
- What are the benefits of a programmable hardware root of trust?
- What features should a programmable hardware root of trust offer?
- What is the Rambus CryptoManager Root of Trust?
- How is the CryptoManager Root of Trust architected for security?
- Is there a CryptoManager Root of Trust configured for my application?
To read the full article, click here
Related Semiconductor IP
- Root of Trust
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- Silicon Proven Hardware Root of Trust
- Via-PUF Security Chip for Root of Trust
- Root of Trust - Foundational security in SoCs and FPGAs for IoT clients and sensors
Related Blogs
- Everything You Need to Know About RISC-V
- Rambus CryptoManager Root of Trust Solutions Tailor Security Capabilities to Specific Customer Needs with New Three-Tier Architecture
- Tailoring Root Of Trust Security Capabilities To Specific Customer Needs
- PCI Express 5 vs. 4: What's New? [Everything You Need to Know]
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power