"Great" Hardware Design in a Wireless World
As part three of the “Making Hardware Design Great Again” series, let’s see how high-level synthesis (HLS) is helping designers create SoCs for WiFi, Bluetooth, and 5G.
A common challenge in all three wireless spaces is that their standards are evolving… rapidly. Each new specification, or sub-specification, opens new opportunities. It’s a good opportunity for companies to establish themselves as providers for the new standard. On the flip side, it can also be a negative opportunity for the current leaders if they give up their leadership position by not being one of the first providers.
For example, let’s look at Wi-Fi. As of April 2017, IEEE has eight additional 802.11 projects (evolving standards) underway. Each of these presents opportunities, good or bad, for SoC providers.
To read the full article, click here
Related Semiconductor IP
- Wi-Fi 802.11 ax/Wi-Fi 6 /Bluetooth LE v5.4/15.4-2.4GHz RF Transceiver IP for IOT Application in TSMC22 ULL
- 802.11 LDPC
- 802.11 a b and g IEEE Standard - Wireless LAN
- 802.11 AX
- 802.11 A/B/G/N Direct Conversion Transceiver
Related Blogs
- Cryptographic Modules Provide Critical Security in a Unified and Isolated Hardware Solution
- Navigating the Era of Autonomous Design for Powerful Compute with Hardware
- What are AI Chips? A Comprehensive Guide to AI Chip Design
- Cadence Generative AI Solution: A Comprehensive Suite for Chip-to-System Design
Latest Blogs
- The Memory Imperative for Next-Generation AI Accelerator SoCs
- Leadership in CAN XL strengthens Bosch’s position in vehicle communication
- Validating UPLI Protocol Across Topologies with Cadence UALink VIP
- Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
- LPDDR6 vs. LPDDR5 and LPDDR5X: What’s the Difference?