Delivering a Secure, Cloud-Based SoC Design Environment for Aerospace Chip Designers
Chip designs for aerospace and defense applications like satellites, rockets, radars, and submarines need to operate reliably and securely in harsh environments. These SoCs are growing more complex, often with billions of hardware gates and thousands of lines of software code. Additionally, software and hardware are highly intertwined to deliver the lasting performance needed for critical missions.
Through customer use, we have found that the cloud is proving to be an excellent chip design and verification environment, providing the availability of virtually unlimited compute performance, elasticity, and flexibility to get the job done. One of the biggest advantages is the virtually unlimited and advanced compute resources that deliver the capacity chip designers need at peak times, such as when they are trying to meet tapeout deadlines. EDA tool flow and license management have also remained a heavy lift, and the cloud can ease the burden of that effort substantially. Finally, we are also seeing that customers find the cloud to be a great way to evaluate new tools in their already existing flows.
Against this backdrop, Synopsys is collaborating with Microsoft to improve silicon design assurance with secure, cloud-based analog and digital integrated circuit (IC) development environments. This effort is part of the Rapid Assured Microelectronics Prototypes (RAMP) program to deploy hardware design workflows that incorporate Synopsys’ analog and digital design flows with added confidentiality and integrity (C&I) techniques into Microsoft’s Azure government cloud infrastructure.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related Blogs
- Charting a Productive New Course for AI in Chip Design
- AI Is Driving a New Frontier in Chip Design
- Why Aerospace Semiconductor Designers Are Taking a Page from Their Automotive Friends
- Ethernet IP a game-changer for SOC (System-on-Chip) designers
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power