Delivering a Secure, Cloud-Based SoC Design Environment for Aerospace Chip Designers
Chip designs for aerospace and defense applications like satellites, rockets, radars, and submarines need to operate reliably and securely in harsh environments. These SoCs are growing more complex, often with billions of hardware gates and thousands of lines of software code. Additionally, software and hardware are highly intertwined to deliver the lasting performance needed for critical missions.
Through customer use, we have found that the cloud is proving to be an excellent chip design and verification environment, providing the availability of virtually unlimited compute performance, elasticity, and flexibility to get the job done. One of the biggest advantages is the virtually unlimited and advanced compute resources that deliver the capacity chip designers need at peak times, such as when they are trying to meet tapeout deadlines. EDA tool flow and license management have also remained a heavy lift, and the cloud can ease the burden of that effort substantially. Finally, we are also seeing that customers find the cloud to be a great way to evaluate new tools in their already existing flows.
Against this backdrop, Synopsys is collaborating with Microsoft to improve silicon design assurance with secure, cloud-based analog and digital integrated circuit (IC) development environments. This effort is part of the Rapid Assured Microelectronics Prototypes (RAMP) program to deploy hardware design workflows that incorporate Synopsys’ analog and digital design flows with added confidentiality and integrity (C&I) techniques into Microsoft’s Azure government cloud infrastructure.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Charting a Productive New Course for AI in Chip Design
- AI Is Driving a New Frontier in Chip Design
- Why Aerospace Semiconductor Designers Are Taking a Page from Their Automotive Friends
- Ethernet IP a game-changer for SOC (System-on-Chip) designers
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?