Plunify launches SaaS platform that integrates FPGA design tools
Harnhua Ng and Kirvy Teo started Plunify in 2008 to make PLDs easier to design and use. Plunify stands for "Programmable Logic Unify." They are on a mission to provide a simple, one-stop, integrated online platform. The two engineers bring both education and directly relevant work experience to offering an innovative SaaS platform for FPGA design.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Further Targeted Design Platform adventures
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
- Virtual Platforms plus FPGA Prototyping, the Perfect Mix
- Is NASA's design opportunity for FPGAs in space vanishing in favor of privatized platforms?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms