Plunify launches SaaS platform that integrates FPGA design tools
Harnhua Ng and Kirvy Teo started Plunify in 2008 to make PLDs easier to design and use. Plunify stands for "Programmable Logic Unify." They are on a mission to provide a simple, one-stop, integrated online platform. The two engineers bring both education and directly relevant work experience to offering an innovative SaaS platform for FPGA design.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Further Targeted Design Platform adventures
- Exploring the Xilinx Zynq: software platform, or complex FPGA?
- Virtual Platforms plus FPGA Prototyping, the Perfect Mix
- Is NASA's design opportunity for FPGAs in space vanishing in favor of privatized platforms?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?