FD-SOI: Can I Design It and Manufacture It?
April 28, 2016
Yesterday I covered the analysis by ARM and VLSI Research on FD-SOI from the symposium held a couple of weeks ago. Today it is the turn of the people who actually manufacture the wafers to bring us up to date on how things are going. First Samsung, and then GLOBALFOUNDRIES.
Related Semiconductor IP
- 12-bit, 4 GSPS High Performance IQ ADC in 22nm FD-SOI
- LDO With ULP Ludicrous Mode - GLOBALFOUNDRIES 22nm FDSOI
- Low Power RC Oscillator on Globalfoundries 22nm FDSOI
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
Related Blogs
- What Is the OSI Model, and How Can We Protect Its Critical Layers?
- Qualcomm Getting All The 28nm Parts It Can Sell
- The Top Ten Reasons IP Reuse Fails... and What YOU Can Do About It
- Sensor Processing, How Hard Can It Be?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?