FD SOI Benefits Rise at 14nm
June 13, 2016
Consultant Handel Jones makes the case that companies should move rapidly to 14nm fully depleted silicon-on-insulator (FD SOI) to use the benefits this technology.
The semiconductor and electronics industries are adapting effectively to the increase in gate costs with scaling below 28nm. The following figure shows the latest projections for gate cost.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- FD-SOI at Samsung
- ARM 1176 in IBM SOI process demonstrates a cell-based flow
- Benefits Of Artisan Acquisition 'Coming Through', Says ARM CEO
- Jeff Bier's Impulse Response - The Rise of Licensable Cores
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach