A Three-Tier Business Model for benefitting the Global Semiconductor Industry
It is an open secret that, for a variety of reasons, the U.S. manufacturing base has sharply deteriorated over the past three decades, and the semiconductor industry is no exception. In fact, this industry may have suffered harder than some other American enterprises. The purpose of this paper is to explain the causes of this decline and offer some commonsense economic policies that may lead to the industry’s revival.
In the microelectronics area a semiconductor fabrication plant (also called a fab) is a factory where such devices as integrated circuits are manufactured. A business that operates a semiconductor fab for the purpose of fabricating the designs of other companies, such as fabless semiconductor companies, is known as a foundry. If a foundry does not produce its own designs, it is known as a pure-play foundry [9]. As of today, the semiconductor industry follows multi-national corporations’ (MNCs) business model based on globalization, as shown in figure 1 below. Following WWII the United States pursued globalization, believing that American firms would be able to capture foreign markets, but the opposite happened. Other nations imported technology from gullible American companies, and, with their low real wages, out-competed U.S. firms all over the world. The rest is history. By now many American industries have disappeared, while most others have shrunk, resulting in a loss of jobs and stagnant wages.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Dr. Wally Rhines on global semiconductor industry outlook 2013
- Global semiconductor industry to grow 7.9 percent in 2013
- The Semiconductor IDM Business Model is Dead!
- Global semicon industry update: 30 percent growth now on radar for 2010, says Future Horizons
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing