Great Progress with Ethernet Standards Development
December 4, 2013
The IEEE 802 local area networking standards committee held its plenary meeting in Dallas recently at the Hyatt Regency Hotel. As a historical side, here is a photograph of the Hyatt from Dealey Plaza, the site of Kennedy’s assassination 50 years ago, and also a photograph of the old Texas school book depository from where the shots were fired.
I attended the 802.3 meetings and there was much progress with developing the next generation of Ethernet standards.
Cadence is committed to supplying silicon and verification intellectual property (IP) to enable its customers to develop solutions to support these emerging Ethernet standards.
Here is a summary of the current work being performed by the IEEE 802.3 working group:
Related Semiconductor IP
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
- High Speed Ethernet 200G/400G/800G MAC
Related Blogs
- Latest Developments in Ethernet Standards
- What the Apple-Samsung lawsuit tells us about IP and standards development
- 400G Task Force, 100G Backplane Project and Other Highlights from IEEE 802.3 Ethernet Standards Meeting
- Highlights from Recent IEEE 802.3 Ethernet Standards Meeting
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?