Ethernet IP

Ethernet IP cores, including 112G and 224G PHYs, up to 1.6T controllers, MACsec security modules, and Verification IP, offer optimized power, performance, area, and latency for automotive, HPC, AI, and IoT SoCs.

Ethernet is defined in a number of IEEE 802.3 standards. These standards define the physical and data-link layer specifications for Ethernet.

Explore our vast directory of Ethernet IP cores below

All offers in Ethernet IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 392 Ethernet IP from 68 vendors (1 - 10)
  • Ultra Ethernet Verification IP
    • The Ultra Ethernet (UE) Verification IP provides an effective & efficient way to verify the components interfacing with Ethernet interface of an IP or SoC.
    • The UE VIP is compliant with IEEE standard 802.3-2018 & UE Specifications V1.0.
    • This VIP is light weight with easy plug-and-play interface so that there is no hit on the design cycle time.
    Block Diagram -- Ultra Ethernet Verification IP
  • 100G MAC and PCS core
    • KMX 100G MAC and PCS core, which consists of media access control (MAC) module, physical coding sublayer (PCS) module and physical medium attachment (PMA) module, is compliant with the IEEE 802.3ba-2010 standard.
    • The core implements RS FEC as defined in IEEE 802.3bj Clause 91 with independent bit error detection and bit error correction.
    Block Diagram -- 100G MAC and PCS core
  • 40G MAC and PCS core
    • KMX 40G MAC and PCS core, which including media access control (MAC) module, physical coding sublayer (PCS) module and physical medium attachment (PMA) module, is compliant with the IEEE 802.3ba-2010 standard.
    • The core supports RS FEC as defined in Clause 74 IEEE 802.3 with independent error bit detection and error bit correction.
    Block Diagram -- 40G MAC and PCS core
  • Ethernet TSN MAC 40G/100G
    • Silicon agnostic Ethernet TSN MAC IP with speeds of 40G and 100G, based IEEE 802.3 Ethernet Layer 2 solution with support for key TSN features
    Block Diagram -- Ethernet TSN MAC 40G/100G
  • Verification IP for Ultra Ethernet (UEC)
    • Native SystemVerilog/UVM
    • Source code test suite including UNH-IOL (optional)
    • Runs natively on major simulators
    • Built-in protocol checks
    • Verification plan and coverage
    Block Diagram -- Verification IP for Ultra Ethernet (UEC)
  • 10G/25G/40G/100Gbit/s Ethernet MAC/PCS
    • 10/25/40/100 Gbit Ethernet Connectivity in Intel and AMD/Xilinx FPGA
    • Designed to IEEE 802.3by specification
    • Low latency, TX 11ns, RX 8ns (Modes: cut-through/store-and-forward)
    • Integrated FCS(CRC32) checker and generator
    Block Diagram -- 10G/25G/40G/100Gbit/s Ethernet MAC/PCS
  • Ethernet Switch VLAN 5x100M
    • 5 x 100 Mbit/s Ethernet ports.
    •  Full wire-speed on all ports and all Ethernet frame sizes.
    •  Store and forward shared memory architecture.
    •  Support for jumbo packets up to 4087 bytes.
    •  Passes maximum overlap mesh test (RFC2899) excluding the CPU port, for all packet sizes up to 1518 bytes.
    Block Diagram -- Ethernet Switch VLAN 5x100M
  • Ethernet Switch Advanced L2/VLAN 48x1G + 5x10G
    • 48 ports of 1 Gigabit Ethernet.
    •  5 ports of 10 Gigabit Ethernet.
    •  Full wire-speed on all ports and all Ethernet frame sizes.
    •  Store and forward shared memory architecture.
    •  Support for jumbo packets up to 16359 bytes.
    Block Diagram -- Ethernet Switch Advanced L2/VLAN 48x1G + 5x10G
  • Ethernet Switch/Router L2/L3/MPLS 12x10G
    • 12 ports of 10 Gigabit Ethernet.
    •  Full wire-speed on all ports and all Ethernet frame sizes.
    •  Store and forward shared memory architecture.
    •  Support for jumbo packets up to 16367 bytes.
    Block Diagram -- Ethernet Switch/Router L2/L3/MPLS 12x10G
  • Ethernet Switch/Router Enterprise 9x10G + 2x25G
    • This is a L2 switch and an IP/MPLS router with advanced ACL engines.
    • It has support for IEEE 1588 when combined with the approriate MACs.
    • QoS functions includes DiffServ SrTCM/TrTCM ingress admission control, shapers and WRR schedulers.
    Block Diagram -- Ethernet Switch/Router Enterprise 9x10G + 2x25G
×
Semiconductor IP