Embedded World 2023: it's time to architect all ambitions with custom compute
As soon as we arrived in Nuremberg, we could feel the city was buzzing and ready for a great Embedded World 2023 conference. It was hard to avoid exhibitors, speakers, and visitors at breakfast in the hotel or at dinner in restaurants – not to mention the waves in the metro! It was my first time at the conference, and I found the number of attendees and the quality of discussions very satisfying – an impression that was confirmed by everyone I had a chance to talk to.
Is the momentum for RISC-V continuously growing? Yes. Is the idea of design freedom getting more and more attention? Yes. Is customization the only way forward? That’s what we believe in at Codasip, and it was great to see how well this message resonated within our audience at the conference.
Related Semiconductor IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
- 32 Bit - Embedded RISC-V Processor Core
Related Blogs
- Intel Atom, ARM CPU IP, and Embedded World 2010
- Reshaping the embedded world: Vivek Sharma, ST
- "Great" Hardware Design in a Wireless World
- Arm AMBA 5 AHB5: Accelerating the Embedded and IoT World
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?