What Does the Future Hold for AI in Chip Design?
It’s hard to imagine a time when AI wasn’t a part of the silicon chip design flow. Since intelligence has now been integrated into design, verification, test, and other key phases, engineers are experiencing productivity advantages along with outcomes that humans alone wouldn’t be able to accomplish under typical project timelines.
How did we get here? And where do we go from here?
These were just a couple of the questions pondered by a panel of Synopsys AI architects at this year’s SNUG Silicon Valley 2023 conference in Santa Clara. The panel, “Rise of AI for Design—Journey Thus Far and the Road Ahead,” brought together experts from different areas of the business to share overviews of AI enhancements in their areas so far and thoughts on what might be coming up next. Geetha Rangarajan, senior manager from the Synopsys AI Strategy and System team and AI track lead at SNUG Silicon Valley, shared that the main objective for the panel was to discuss how AI can help us rethink ‘hard’ problems in multiple areas of system design and inspire attendees to think creatively about possibilities for leveraging AI-driven solutions. Read on for highlights of the discussion.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- The Future of Technology: Generative AI in China
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing