What Does the Future Hold for AI in Chip Design?
It’s hard to imagine a time when AI wasn’t a part of the silicon chip design flow. Since intelligence has now been integrated into design, verification, test, and other key phases, engineers are experiencing productivity advantages along with outcomes that humans alone wouldn’t be able to accomplish under typical project timelines.
How did we get here? And where do we go from here?
These were just a couple of the questions pondered by a panel of Synopsys AI architects at this year’s SNUG Silicon Valley 2023 conference in Santa Clara. The panel, “Rise of AI for Design—Journey Thus Far and the Road Ahead,” brought together experts from different areas of the business to share overviews of AI enhancements in their areas so far and thoughts on what might be coming up next. Geetha Rangarajan, senior manager from the Synopsys AI Strategy and System team and AI track lead at SNUG Silicon Valley, shared that the main objective for the panel was to discuss how AI can help us rethink ‘hard’ problems in multiple areas of system design and inspire attendees to think creatively about possibilities for leveraging AI-driven solutions. Read on for highlights of the discussion.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
Related Blogs
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- The Future of Technology: Generative AI in China
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
Latest Blogs
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC