What Does the Future Hold for AI in Chip Design?
It’s hard to imagine a time when AI wasn’t a part of the silicon chip design flow. Since intelligence has now been integrated into design, verification, test, and other key phases, engineers are experiencing productivity advantages along with outcomes that humans alone wouldn’t be able to accomplish under typical project timelines.
How did we get here? And where do we go from here?
These were just a couple of the questions pondered by a panel of Synopsys AI architects at this year’s SNUG Silicon Valley 2023 conference in Santa Clara. The panel, “Rise of AI for Design—Journey Thus Far and the Road Ahead,” brought together experts from different areas of the business to share overviews of AI enhancements in their areas so far and thoughts on what might be coming up next. Geetha Rangarajan, senior manager from the Synopsys AI Strategy and System team and AI track lead at SNUG Silicon Valley, shared that the main objective for the panel was to discuss how AI can help us rethink ‘hard’ problems in multiple areas of system design and inspire attendees to think creatively about possibilities for leveraging AI-driven solutions. Read on for highlights of the discussion.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Charting a Productive New Course for AI in Chip Design
- AI Is Driving a New Frontier in Chip Design
- What are AI Chips? A Comprehensive Guide to AI Chip Design
- 2023 in Review: AI Takes Center Stage in the Eternal Quest for Innovation
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?