AI will be increasingly important in EDA, reducing design costs and supporting engineers
Artificial intelligence (AI) is having one of its periodic days in the sun, and dominates the conversation at almost any industry event. The Design Automation Conference (DAC 2023) was no exception, with AI seen by the semiconductor community as both an opportunity and a challenge.
An opportunity, of course, because AI requires so many chips, from the huge and complex system-on-chips that will power the AI engines and models, to the semiconductors that will be embedded in every device to bring AI to every application.
The complexity of the chips fuels demand for a wide variety of IP, but this is where some of the challenges are seen. Integrating many blocks of sophisticated IP to form an AI system-on-chip – which may also integrate yet more functionality such as 5G – is a long process, and it requires very advanced skills. There may be hundreds of IP blocks that need to be tested and integrated, with the results recalibrated every time one of the blocks is changed or enhanced. Identifying the cause of a fault or failure may take many engineer-weeks.
This is true of other chip applications too, of course, including 5G. Engineers with the required skills are in short supply in many markets, and that shortage is worsened by two factors – the number of AI-focused chip start-ups that are now competing for talent, and the increasingly long design cycle for a complex chip, which will consume a growing number of engineer hours before it is ready.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- A Trillion-Dollar Industry: How AI Is Reinventing EDA and Semiconductors
- How Will EDA Benefit from the AI Revolution?
- How Will EDA Benefit from the AI Revolution? - Part 2
- Navigating the Future of EDA: The Transformative Impact of AI and ML
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?