AI will be increasingly important in EDA, reducing design costs and supporting engineers
Artificial intelligence (AI) is having one of its periodic days in the sun, and dominates the conversation at almost any industry event. The Design Automation Conference (DAC 2023) was no exception, with AI seen by the semiconductor community as both an opportunity and a challenge.
An opportunity, of course, because AI requires so many chips, from the huge and complex system-on-chips that will power the AI engines and models, to the semiconductors that will be embedded in every device to bring AI to every application.
The complexity of the chips fuels demand for a wide variety of IP, but this is where some of the challenges are seen. Integrating many blocks of sophisticated IP to form an AI system-on-chip – which may also integrate yet more functionality such as 5G – is a long process, and it requires very advanced skills. There may be hundreds of IP blocks that need to be tested and integrated, with the results recalibrated every time one of the blocks is changed or enhanced. Identifying the cause of a fault or failure may take many engineer-weeks.
This is true of other chip applications too, of course, including 5G. Engineers with the required skills are in short supply in many markets, and that shortage is worsened by two factors – the number of AI-focused chip start-ups that are now competing for talent, and the increasingly long design cycle for a complex chip, which will consume a growing number of engineer hours before it is ready.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- EDA Industry: Consolidation Remains a Priority
- The Semiconductor World vs TSMC vs EDA
- EDA revenues head downhill faster ... but wait!
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing