Cadence Firmware Packages Enable Successful IP Integration
Building a system on chip (SoC) from IP blocks requires system-level integration and bring-up, and that requires firmware working on the target. In a fast-paced development cycle, it is crucial to provide customers with IP blocks and tested firmware. In particular, at the bring-up stage, there may be very few debug capabilities at hand and, therefore, a firmware package that is pre-tested on multiple platforms and systems will speed up the integration effort. The driver package provides the following benefits:
- Abstracts implementation details through well-defined and use case-driven application programming interface (API)
- Enables early (pre-silicon) development of a board support package (BSP) / software development toolkit (SDK)
- Provides early reference to silicon validation.
Cadence soft-IP cores now come with firmware that has been tested in simulation, on our emulation platform and on FPGA boards.
To read the full article, click here
Related Blogs
- Firmware as the performance differentiator for SSD controllers
- DisplayPort 2.1 vs DisplayPort 1.4: A Detailed Comparison of Key Features
- Understanding Embedded USB2 (eUSB2) and its usage
- The Age of AI Demands Faster Chip Development: Only Arm and Cadence Deliver
Latest Blogs
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement