Understanding Embedded USB2 (eUSB2) and its usage
December 21, 2023
The need for higher processing power and lower power consumption are driving processors and System on Chip (SoC) to more advanced lower process nodes. For SoCs operating at 1.2V supply that are suitable for mobile phones, tablets, and laptops, using USB2 interfaces is a challenge as it becomes difficult to support 3.3V IO cells. A low voltage USB2.0 solution is therefore required to address the gap.
The embedded USB2 (eUSB2) Physical Layer Supplement to the USB 2.0 Specification was created to address the need for a low voltage, power-efficient USB 2.0 PHY solution. It eliminates the need for 3.3V IO signaling in small process technologies.
To read the full article, click here
Related Semiconductor IP
- eUSB2 v2 Verification IP
- eUSB2 v1 Verification IP
- eUSB2 v2 Verification IP
- eUSB2 v1 Verification IP
- eUSB2 Repeater
Related Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- Embedded World 2023: it's time to architect all ambitions with custom compute
- Understanding USB IP and Its Role in SOC Integration
- The Ubiquitous USB 2.0: Exploring Its Benefits and Widespread Adoption
Latest Blogs
- CEO Interview with Cyril Sagonero of Keysom
- Cycuity Partners with SiFive and BAE Systems to Strengthen Microelectronics Design Supply Chain Security
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)