Cadence and Denali: perhaps more than meets the eye
May 14, 2010
At surface level, Cadence's acquisition of Denali Software today could make sense in purely business terms, but it remains hard to see how. Denali's strengths are in simulation models of memory subsystems, verification IP (VIP) for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. Cadence's strengths include the environment in which VIP is used, VIP for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. A quick Venn diagram suggests that Cadence wanted Denali's memory models enough to pay for the whole works, overlaps and all.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- SSD Interfaces and Performance Effects
- What’s on the Horizon for NAND and DRAM?
- DDR3/DDR2 price crossover reached
- Apple iPad: no LPDDR2?
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA