Cadence and Denali: perhaps more than meets the eye
May 14, 2010
At surface level, Cadence's acquisition of Denali Software today could make sense in purely business terms, but it remains hard to see how. Denali's strengths are in simulation models of memory subsystems, verification IP (VIP) for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. Cadence's strengths include the environment in which VIP is used, VIP for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. A quick Venn diagram suggests that Cadence wanted Denali's memory models enough to pay for the whole works, overlaps and all.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- SSD Interfaces and Performance Effects
- What’s on the Horizon for NAND and DRAM?
- Ideas from ISQED: how Denali beats verification bloat
- DDR3/DDR2 price crossover reached
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?