New AMBA 5 ACE/AXI Specification: Rationale for Atomic Transactions
The recent update of the AMBA® 5 ACE/AXI specification introduces a number of significant performance improvements which help to align the protocol to the more recent AMBA® 5 CHI (Coherent Hub Interface) specification. One of the most prominent features is introduction of atomic transactions. Before we take a close look at this new class of transactions, let’s look back in time.
Previous generations of AMBA ACE/AXI protocols have included support of exclusive accesses which relied on the semaphore-type operations. A typical exclusive access had the following steps:
To read the full article, click here
Related Semiconductor IP
- AMBA 5 CHI Verification IP
- AMBA 5 CHI Verification IP
- AMBA 5 AHB Bus Verification IP
- AMBA 5 AHB Verification IP
- AMBA 5 CHI Synthesizable Transactor
Related Blogs
- New AMBA 5 ACE/AXI Specification: More About Atomic Transactions
- New AMBA 5 ACE/AXI Specification and Its Support in Cadence ACE/AXI VIP
- Why do I need an AMBA 5 CHI Memory Controller?
- Introducing new AMBA 5 CHI protocol enhancements
Latest Blogs
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Ceva-XC21 and Ceva-XC23 DSPs: Advancing Wireless and Edge AI Processing
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Empowering your Embedded AI with 22FDX+