Introducing Next-Generation Verdi Platform for AI-Driven Debug and Verification Management
Verification engineers spend roughly one-third of their time debugging their designs, which is about the same amount of time needed to increase verification coverage to detect these bugs. Clearly this is a huge lift, one that becomes even more burdensome as chips continue to grow larger and more complex. And if you’re working on a multi-die design? Well, all this time and effort to provide assurance that the chip will function as intended goes up exponentially. Therefore, to address growing debug challenges and increase overall productivity for verification flows, we’ve tapped into a combination of innovative and hyper-convergent technologies to create the next-generation Synopsys Verdi debug and verification management platform.
The key challenge is that many debug solutions necessitate a manual process to get to the root of the failures. Automation, of course, eases the burden, and even more so if the automation is enhanced by AI. Indeed, AI is enhancing productivity across the chip development spectrum, including in design, verification, and testing. Better silicon quality of results are also evident as intelligent capabilities are integrated into electronic design automation flows.
A painstaking process with results that can be unpredictable, debug is an ideal candidate for an AI-driven uplift. The next-generation Synopsys Verdi platform is enhanced with an AI-driven debug capability as well as comprehensive verification management functions, making the solution ideal for collaboration amongst geographically distributed project teams. Read on to learn how companies like MediaTek are improving debug productivity by as much as 10x using the newest features in the Verdi platform.
What’s Driving Debug Complexity?
Related Semiconductor IP
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
- High Speed Ether 2/4/8-Lane 200G/400G/800G PCS
Related Blogs
- Leveraging AI to Optimize the Debug Productivity and Verification Throughput
- How AI Drives Faster Chip Verification Coverage and Debug for First-Time-Right Silicon
- Low-Power IC Design: What Is Required for Verification and Debug?
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?